


FIGURE 1.1



FICURE 1.2







FIGURE 1.3







FICURE. 1.6




FIGURE 2.0




FIGURE 2.1

VIN = CONSTANT

Vous > VX

Vin Voltage Vout

Vin Deginning of phese 1

FIGURE 2.2

VIN = GONSTANT

Var L Vx

> time

FIGURE 2.3




FIGURE 2.4






FIGURE 2.5





Multiplication


FIGURE 3.2 (PRIOR ART)

Table 2: Encoding Scheme Proposed A_{i+1} A_i Operation 0 0 $R_i = R_{i-1}/4$ 0 1 $R_i = (R_{i-1} + B)/4$ 1 0 $R_i = (R_{i-1} + 2B)/4$ 1 1 $R_i = (R_{i-1} + 3B)/4$

FIGURE 3.3 (PRIOR ART)

Carry Propagate Encoding Schooling School Right School Right School Right Rig	Eme	Com	0	0	0	_	0	0	0	_
7 7 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	gate Encoding Scho	eration	$= R_{4-1}/4$	$= (R_{i-1} + B)/4$	$=(R_{i-1}+2B)/4$	= (14-1 -	$= (R_{i-1} + B)/4$	$=(R_{i-1}+2B)/4$	$= (R_{i-1} - B)/4$	$= (R_{i-1})/4$
Att	Prope	ď	R.	R	R	<i>K</i> i	R. :	R	R;	R
A Att 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Table 3: Carry	Ąį	0	-	0	1	0	1	0	1
		¥!+1	0	0	-	- ,	0	0	1	T
		Š	0	0	0	0	-	1	1	1

Multiplication






FIGURE 4.1

D7(M	SB)	D6	D 5	D4	D3	D2	D1	Do		
0		ARA	CS1	CS0	₽√₩	RSB2	RSB1	RSB0		
BIT	NAM	Ε	VALUE F	UNCTION						
D7	Command Bit, C		0 N 1 T	Must be logic 0 for these commands. These commands are invalid if this bit is logic 1.						
D6	Access Registers as Arrays, ARA			Ignore this function. Access the respective registers, offset, gain, or channel-setup, as an array of registers. The particular registers accessed are determined by the RS bits. The registers are accessed MSB first with physical channel 0 accessed first tellowed by physical channel 1 next and so forth.						
D5-D4	5-D4 Channel Select Bib, CS1-CS0		01 c	CS1-CS0 provide the address of one of the two (four for CS5533/34) physical input channels. These bits are also used to access the calibration registers associated with the respective physical input channel. Note that these bits are ignored when reading data register.						
D3	3 Read/Write, R/W		0 V	Write to selected register. Read from selected register.						
D2-D0	D2-D0 Register Select Bit, RSB3-RSB0		001 0 010 0 011 0 100 0 101 1	Reserved Officet Register Sain Register Configuration Register Conversion Data R Channel-Setup Reg Reserved Reserved	ogister (Read C	only)				

FIGURE 4.2

D7(N	ASB)	D6	DS	D4	DJ	DZ	D 1	Do			
<u></u>	1	MC	CSRP2	C6RP1	CSRP0	CCS	CC1	CCO			
ВП	NAM	Æ	VALUE !	FUNCTION							
D7	Command Bit, C			Those commands are invalid if this bit is logic Q. Must be logic 1 for these commands.							
D6	Multiple Conver- sions, MC			Perform fully settled single conversions. Perform conversions continuously.							
DS-03		nci-Setup Reg- Pointer Bits,	, ¥	These bits are used rersion or continuo pointed to by these	us conversione :	he Channel-Sets are performed o	up registors. Ei In the channel s	ther a single con- letup regleter			
D2-D0		ereion/Calibra- lta, CC2-CC0	001 S 010 E 011 F 100 F 101 S 110 S	Normal Conversion Self-Offset Calibratio Self-Gain Calibratio Reserved Reserved System-Offset Calibratem-Gain	on n oration	· :					

FIGURE 4.3





FIGURE 4.4



__ FIGURE 4.5




FIGURE 4.6




FIGURE 6.1

Bridge Transducer Application




FIGURE 6.2